



# Designing of Cylindrical Surrounding Double-Gate MOSFETs at Nanotechnology Scale from Double-Gate MOSFETs: Advancements of Silicon Semiconductor Devices

Naveenbalaji Gowthaman<sup>1</sup> · Viranjay M. Srivastava<sup>2</sup>

Received: 9 May 2025 / Revised: 12 December 2025 / Accepted: 8 January 2026  
© The Author(s) 2026

## Abstract

This research work addresses the critical need for advanced semiconductor devices in radio frequency (RF) applications by investigating Cylindrical Surrounding Double-Gate (CSDG) MOSFETs with  $\text{La}_2\text{O}_3$  oxide. The work employs comprehensive modeling approaches, including Auger recombination, Band-To-Band Tunneling (BTBT), and energy transport models, analyze device performance. Key findings demonstrate a symmetric electron density distribution, peaking at the channel center with a gradual decline towards the edges, confirming superior electrostatic control. The CSDG MOSFET achieves exceptional performance metrics: subthreshold swing values of 20.0–23.5 mV/decade and an  $I_{\text{ON}}/I_{\text{OFF}}$  ratio of  $1.89 \times 10^4$ , significantly outperforming conventional designs by 65% and 300% respectively. Energy-transmission analysis reveals an inverse exponential correlation  $T(E) = 0.85e^{-0.02E}$ , with transmission coefficient decreasing from 0.8 at 10 eV to 0.05 at 200 eV. The novel  $\text{La}_2\text{O}_3/\text{AlGaAs}$  material system provides enhanced electrostatic control, reduced short-channel effects, and superior thermal management compared to  $\text{SiO}_2$  and  $\text{HfO}_2$  systems, making CSDG MOSFETs promising candidates for next-generation 5G/6G applications and low-power IoT devices.

**Keywords** CSDG MOSFET · Electrostatic control · High-frequency performance · Semiconductor devices · Short-channel effects · Nanotechnology · VLSI

## 1 Introduction

Semiconductor device technology has undergone a revolutionary transformation from early germanium transistors (1947) to modern nanoscale MOSFETs, driven by relentless scaling following Moore's Law. The evolution from planar silicon MOSFETs to three-dimensional FinFETs in the 2000s addressed critical challenges in short-channel effects

and leakage control. However, continued scaling beyond 5 nm nodes demands innovative device architectures that maintain electrostatic integrity while enhancing performance for emerging applications, including 5G/6G communications, artificial intelligence, and Internet of Things (IoT) systems [1]. The Cylindrical Surrounding Double-Gate (CSDG) MOSFET represents an advanced evolution of DG architecture, introducing cylindrical channel geometry surrounded by concentric inner and outer gates. This configuration offers several advantages: (i) enhanced electrostatic control through 360-degree gate coupling, (ii) reduced short-channel effects including drain-induced barrier lowering (DIBL) and subthreshold swing degradation, (iii) improved scalability potential for continued device miniaturization, and (iv) superior carrier confinement reducing leakage currents [2–4].

The CSDG architecture operates through dual-mode control where inner and outer gates modulate channel conductivity through complementary electric fields. Positive voltage applied to the inner gate attracts electrons to

✉ Viranjay M. Srivastava  
viranjay@ieee.org; Viranjay.srivastava@bcu.ac.uk

Naveenbalaji Gowthaman  
dr.gnb@ieee.org

<sup>1</sup> Department of Computer Science and Engineering (Artificial Intelligence and Machine Learning), Sri Krishna College of Engineering and Technology, Coimbatore 641042, India

<sup>2</sup> Department of Electronics Engineering, Birmingham City University, Birmingham B4 7XG, United Kingdom of Great Britain and Northern Ireland

the channel center, while the outer gate provides additional electrostatic control, enabling operation in enhancement, depletion, or hybrid modes depending on biasing conditions. This flexibility provides significant advantages for analog and RF circuit design, where precise current control and linearity are paramount [5, 6]. Current research gaps in CSDG MOSFET technology include limited exploration of high- $k$  dielectrics beyond conventional  $\text{SiO}_2$  [2, 5], insufficient understanding of quantum confinement effects in cylindrical geometries, and a lack of comprehensive performance benchmarking against commercial nanoscale devices. Additionally, fabrication challenges for cylindrical structures and material integration issues require systematic investigation for practical implementation.

This work presents several key innovations that distinguish it from prior studies (i) First comprehensive analysis of  $\text{La}_2\text{O}_3$ -based CSDG MOSFETs demonstrating symmetric energy and density profiles at reduced channel lengths of 2–10 nm with quantum confinement modeling; (ii) Achievement of record subthreshold swing values (20.015–23.481 mV/decade) surpassing previously reported standards by 65% and  $I_{\text{ON}}/I_{\text{OFF}}$  ratio of  $1.89 \times 10^4$ , representing 300% improvement over existing devices; (iii) Novel integration of  $\text{La}_2\text{O}_3$  ( $k=20$ ) with AlGaAs in CSDG structure, providing superior gate control and thermal management compared to conventional  $\text{SiO}_2$  ( $k=3.9$ ) and  $\text{HfO}_2$  ( $k=25$ ) systems; (iv) Custom physical modeling framework incorporating Auger recombination, band-to-band tunneling, and energy transport models validated against experimental benchmarks using Electronic simulator; (v) Direct correlation between energy-transmission characteristics and device switching performance through exponential decay function  $T(E)=0.85 \cdot \exp(-0.02E)$ , providing quantitative design guidelines for RF applications; (vi) Comprehensive fabrication feasibility analysis addressing cylindrical geometry challenges and process integration requirements for commercial viability.

This work contributes to the ongoing effort to design robust, efficient, and miniaturized transistors that align with the ever-evolving needs of modern technology. In alignment with the United Nations Sustainable Development Goals (SDGs) [7], particularly Industry, Innovation, and Infrastructure (Goal-9) and Responsible Consumption and Production (Goal-12), this research advances the development of energy-efficient and sustainable electronic components. By promoting miniaturization and improving switching performance through nanostructured materials and geometry optimization, the designed CSDG MOSFET framework supports responsible innovation in semiconductor technology. The subsequent sections are organized as follows: Sect. 2 describes the CSDG MOSFET modeling methodology; Sect. 3 discusses parasitic effect reduction strategies; Sect.


4 presents detailed design considerations; Sect. 5 provides comprehensive results and performance benchmarking; and Sect. 6 outlines practical implementation pathways and future research directions. This structured presentation offers both fundamental understanding and practical insights to advance CSDG MOSFET technology for commercial RF and low-power applications.

## 2 Modeling of Cylindrical Surrounding Double-Gate (CSDG) MOSFET

In a CSDG MOSFET, the gate electrodes surround a cylindrical channel instead of the traditional planar channel found in conventional DG MOSFETs. This cylindrical structure provides increased control over the channel region, allowing for better gate control and reduced leakage currents. The surrounding gate configuration ensures improved electrostatic integrity, resulting in enhanced device performance. A key advantage of CSDG MOSFETs is their enhanced resistance to short-channel effects. Short-channel effects, such as Drain-Induced Barrier Lowering (DIBL) and subthreshold swing degradation, become more prominent as transistor dimensions are scaled down. The cylindrical structure of CSDG MOSFETs mitigates these effects by confining the electric field within the channel region, minimizing the impact of short-channel phenomena, and improving transistor performance at smaller dimensions [8–10].

The CSDG MOSFET architecture offers excellent scalability potential. The cylindrical channel geometry enables effective gate control even at extremely small channel lengths, allowing for continued device scaling without significant performance degradation. This scalability feature is crucial for advanced integrated circuit designs that require smaller feature sizes and higher device densities. The CSDG MOSFET represents a specialized variation of the DG MOSFET architecture. Utilizing a cylindrical channel and surrounding gate electrodes offers improved electrostatic control, reduced short-channel effects, and enhanced scalability. These characteristics make CSDG MOSFETs attractive for advanced semiconductor devices, particularly in applications where precise control, reduced leakage, and scalability are vital, such as high-performance computing, mobile devices, and emerging technologies like the Internet of Things (IoT) [9–12].

The design of a CSDG MOSFET using semiconductor arbitrary alloys like AlGaAs with  $\text{La}_2\text{O}_3$  as the dielectric material in Fig. 1 presents a compelling blend of advanced materials to achieve enhanced electronic device performance [11–14]. AlGaAs, an alloy of Aluminum (Al), Gallium (Ga), and Arsenic (As), offers unique chemical properties that make it an ideal choice for the semiconductor channel



**Fig. 1** CSDG MOSFET structural concept: transformation from planar DG to cylindrical geometry. Key specs: AlGaAs channel (5 nm radius), La<sub>2</sub>O<sub>3</sub> dielectric (2 nm, ε<sub>r</sub>=20), S/D doping 2 × 10<sup>20</sup> cm<sup>-3</sup>. Cylindrical design enables 360° gate control and superior short-channel effect suppression

material in this MOSFET configuration. The AlGaAs boasts a tunable bandgap, allowing engineers to tailor its electronic properties for specific applications. Its direct bandgap nature makes it suitable for high-speed electronic devices, and the incorporation of aluminum enhances electron mobility, promoting efficient charge carrier transport within the channel. The AlGaAs exhibits excellent thermal stability, a crucial factor in ensuring the long-term reliability of electronic devices. This property allows the CSDG MOSFET to operate under a wide range of temperature conditions, making it versatile for various applications. AlGaAs’s compatibility with conventional semiconductor fabrication processes simplifies integration into existing technologies. In addition to other semiconductor alloys, La<sub>2</sub>O<sub>3</sub>, or lanthanum oxide, serves as the dielectric material in the CSDG MOSFET. La<sub>2</sub>O<sub>3</sub> is a high-k (high dielectric constant) material, which significantly reduces gate leakage current and improves device performance. Its chemical stability and insulating properties ensure efficient gate control over the channel region, facilitating low-power operation and reduced heat generation. La<sub>2</sub>O<sub>3</sub>’s wide bandgap further enhances its insulating capabilities while ensuring minimal electron trapping, contributing to the device’s reliability.

In the paradigm of the CSDG MOSFET, the interface between AlGaAs and La<sub>2</sub>O<sub>3</sub> plays a crucial role. The chemical properties of this interface are vital for minimizing defects and ensuring a low interface trap density, which can degrade device performance. Proper surface preparation and interface engineering are essential to achieve a high-quality interface that permits efficient charge transfer between the semiconductor and dielectric, enabling enhanced device

operation. Aluminum, a constituent of AlGaAs, offers exceptional thermal conductivity, aiding in heat dissipation within the device. Effective heat management is essential for maintaining the MOSFET’s performance and reliability over extended operational periods, particularly in high-power applications. The combination of AlGaAs’s thermal stability and aluminum’s thermal conductivity addresses this critical aspect of device design. AlGaAs is compatible with the formation of heterostructures, which can be utilized to engineer specific electronic properties within the channel region, such as quantum wells or superlattices. This capability allows for precise control of carrier confinement and energy band alignment, further tailoring the device’s performance to meet desired specifications.

The design of a CSDG MOSFET employing AlGaAs as the semiconductor material and La<sub>2</sub>O<sub>3</sub> as the dielectric material harnesses the unique chemical properties of these materials to create a high-performance electronic device. AlGaAs offers tunable band gaps, high electron mobility, and excellent thermal stability, making it an excellent choice for the channel material. Meanwhile, La<sub>2</sub>O<sub>3</sub>’s high dielectric constant and chemical stability contribute to improved gate control and reduced power consumption. The interface engineering between these materials is critical to minimizing defects and interface trap density. Additionally, aluminum, a constituent of AlGaAs, aids in heat dissipation, ensuring the device’s reliability in demanding applications. By carefully considering these chemical properties and optimizing their integration, the CSDG MOSFET can deliver superior electronic performance for a wide range of applications, from high-speed computing to power-efficient devices. The CSDG MOSFET is a unique transistor structure that utilizes a cylindrical channel region surrounded by two gate electrodes [13]. This structure offers improved control over the channel and enhanced device performance. In the saturation region, the drain current is given by the saturation current equation, which for a DG MOSFET can be expressed as:

$$I_{ds} = \mu_{eff} C_{ox} \left( \frac{W}{L} \right) (V_{gs} - V_{th})^2 \tag{1}$$

where μ<sub>eff</sub> is the effective electron mobility (8500 cm<sup>2</sup>/V.s) of the AlGaAs channel material at 300K, C<sub>ox</sub> is the gate oxide capacitance per unit area = 8.854 × 10<sup>-6</sup> F/cm<sup>2</sup> for 2 nm La<sub>2</sub>O<sub>3</sub>, W is the effective channel width = 2πr<sub>ch</sub> where r<sub>ch</sub> = 5 nm, L is the channel length (2–10 nm), V<sub>gs</sub> is the gate-to-source voltage (V), and V<sub>th</sub> is the threshold voltage (V) defined by Eq. (4). Also, Eq. (1) can be modified for a DG MOSFET as:

$$I_{ds} = \mu_{eff} C_{ox} \left( \frac{W}{L} \right) \{ (V_{gs_1} - V_{th_1}) V_{ds} - 0.5 V_{ds}^2 \} (1 + \lambda V_{ds}) \tag{2}$$

and the  $V_{th}$  threshold voltage in the DG MOSFET regime can be given as:

$$V_{th} = V_{fb} + 2\phi_F + \gamma_s \sqrt{\left\{ (2\phi_F - V_{sb}) - \sqrt{2\phi_F} \right\}} \quad (3)$$

By transforming Eq. (3) for the CSDG MOSFET, the expression of the threshold voltage can be formed [12]. The threshold voltage of a CSDG MOSFET can be given as:

$$V_{th} = V_{fb} + 2\phi_F - (\gamma_p + \gamma_s) \sqrt{2\phi_F + V_{sb}} \quad (4)$$

The DG MOSFET has a pinch-off voltage of  $V_p$  and can be shown as:

$$V_p = 2\phi_F - \left( \frac{C_{ox}}{C_i} \right) (V_{gs1} + V_{gs2}) \quad (5)$$

where  $V_{gs1}$  and  $V_{gs2}$  are the gate to source voltage concerning gate-1 and gate-2. Substituting Eq. (3) in Eq. (1), the expression is modified as:

$$I_{ds} = \mu_{eff} C_{ox} \left( \frac{W}{L} \right) \left( V_{gs} - \left\{ V_{fb} + 2\phi_F + \gamma_s \sqrt{\left\{ (2\phi_F - V_{sb}) - \sqrt{2\phi_F} \right\}} \right\} \right)^2 \quad (6)$$

After arranging for the DG MOSFET regime by including the width of the channels under the gate-1 (primary) and gate-2 (secondary) terminals, the expression can be modified as,

$$I_{ds} = \mu_{eff} C_{ox} \frac{(W_p V_{gs1}^2 + W_s V_{gs2}^2)}{L_{eff}} \quad (7)$$

The capacitances involved in the CSDG MOSFET design are,

$$C_{gs1} = \frac{2\pi\epsilon_0\epsilon_r}{t_p} \ln \left( \frac{R_{cyl}}{r_{cyl}} \right) \quad (8a)$$

$$C_{gs2} = \frac{2\pi\epsilon_0\epsilon_r}{t_s} \ln \left( \frac{R_{cyl}}{r_s} \right)$$

where  $C_{gs1}$  and  $C_{gs2}$  are the gate-to-source capacitances of the gate-1 and gate-2, respectively.

$$C_{gb} = \frac{2\pi\epsilon_0\epsilon_r}{t_{body}} \ln \left( \frac{R_{cyl}}{r_{body}} \right) \quad (8b)$$

where  $C_{gb}$  is the capacitance between the gate and the body. These mathematical models are useful for the design and analysis of cylindrical DG MOSFETs and can be used to optimize their performance for various applications. The

**Table 1** Specifications of CSDG MOSFET

Parameter	Value	Unit
Channel Material	AlGaAs (Al <sub>0.3</sub> Ga <sub>0.7</sub> As)	–
Gate Dielectric	La <sub>2</sub> O <sub>3</sub>	–
Inner Gate Work Function	4.188	eV
Outer Gate Work Function	4.201	eV
La <sub>2</sub> O <sub>3</sub> Relative Dielectric Constant	20	–
Channel Relative Dielectric Constant	12.9	–
Oxide Thickness	2	nm
Channel Radius	5	nm
Source/Drain Doping Concentration	2 × 10 <sup>20</sup>	cm <sup>-3</sup>
Channel Doping Concentration	1 × 10 <sup>16</sup>	cm <sup>-3</sup>
Gate Length	2–10	nm
AlGaAs Bandgap	1.42	eV
La <sub>2</sub> O <sub>3</sub> Bandgap	5.8	eV
Electron Mobility (AlGaAs)	8500	cm <sup>2</sup> /V·s

**Table 2** Physical models used for simulations

Physical model	Description
Auger model	Includes high carrier densities along with the impact ionization
Band-to-band Tunneling (BTBT) Model	BBT.STD is the tunneling model, and it has been employed to include the tunneling effect of charge carriers
Concentration-dependent model	It is used to study the substrate current
Energy transport model	Drift diffusion model to include the numerical techniques
Hole electron injection model	It consists of the effect of tunneling carriers on the gate current
Mobility model	The Fldmob model includes the velocity saturation effect
Recombination model	Schottky rad hall (SRH) model considers carrier lifetimes
Statistics model	It considers the carrier statistics

parameters and the dimensions used in the CSDG MOSFET design have been given in Table 1.

## 2.1 Simulation Framework and Validation Methodology

The CSDG MOSFET simulations were performed using an electronic simulator with comprehensive physical models to ensure accurate device characterization at nanometer scales. Quantum confinement effects, critical for sub-10 nm dimensions, were incorporated through density gradient models coupled with Schrödinger-Poisson equations. The physical models employed (detailed in Table 2) were calibrated against experimental data from literature and validated using industry-standard benchmarks for cylindrical MOSFETs. Model validation involved comparison with published experimental results for similar high-k dielectric devices, showing agreement within 5% for key parameters including

threshold voltage, subthreshold swing, and drain current characteristics. Non-uniform mesh grids were employed with a maximum spacing of 0.5 nm in the channel region and 0.1 nm at critical interfaces (AlGaAs/La<sub>2</sub>O<sub>3</sub>) to ensure numerical convergence. The cylindrical geometry required specialized meshing with radial and axial refinement, resulting in approximately 50,000 mesh points for accurate field distribution calculations. All simulations were performed at 300K ambient temperature with convergence criteria set to  $10^{-6}$  for Poisson equations and  $10^{-5}$  for continuity equations. Quantum effects become significant at channel radii below 10 nm, requiring the incorporation of carrier quantization through the density gradient model. The simulation framework was validated against three key benchmarks: (i) experimental FinFET data showing 95% agreement in  $I_{ON}/I_{OFF}$  ratios, (ii) published cylindrical nanowire MOSFET results with 97% correlation in subthreshold characteristics, and (iii) industry-standard TCAD simulations for high-k dielectrics demonstrating 93% accuracy in capacitance-voltage characteristics.

### 3 Reduction of Parasitic Effects in CSDG MOSFETs

Reducing parasitic effects is crucial for designing high-performance electronic devices, including the CSDG MOSFET for RF applications. In this explanation, the authors will explore the concept of parasitic effects, their impact on device performance, and techniques used to mitigate them, including equations where applicable [14–17]. Parasitic effects refer to the unwanted capacitances, resistances, and inductances that arise due to the physical layout and construction of electronic components [18, 19]. These parasitic elements can significantly degrade the performance of a device, leading to reduced efficiency, degraded signal integrity, and increased power consumption. In the context of a CSDG-MOSFET for RF applications, reducing parasitic effects is crucial to ensure optimal performance at high frequencies [20].

To address the research gap, this research work incorporates several advanced modeling approaches to comprehensively analyze CSDG MOSFET performance. The Auger model accounts for high carrier densities and impact ionization effects, while the Band-to-Band Tunneling (BTBT) Model accounts specifically for BBT. STD captures the tunneling behavior of charge carriers. Authors use the Concentration Dependent Model to assess substrate current variations and the Energy Transport Model, which employs drift diffusion techniques combined with advanced numerical methods. The Hole-Electron Injection Model examines the effects of tunneling carriers on gate current,

and the Mobility Model, represented by the Fldmob model, addresses velocity saturation phenomena. Additionally, the Recombination Model, or Schottky Rad Hall (SRH) model, takes into account carrier lifetimes, and the Statistics Model focuses on carrier statistical behavior. These models are detailed in Table 2, providing a thorough framework for understanding the device's characteristics and addressing existing gaps in the literature.

#### 3.1 Parasitic Capacitances

Some of the key parasitic elements associated with the CSDG MOSFET have been examined to understand the impact of parasitic effects. The major parasitic capacitances are gate-to-channel capacitance ( $C_{gc}$ ) and the drain-to-source capacitance ( $C_{ds}$ ). Here,  $C_{gs}$  represents the coupling between the gate electrode and the channel region [21–23]. It can cause unwanted charge storage, leading to slower switching speed and reduced overall device performance. The equation for the gate-to-channel capacitance is given by:

$$C_{gc} = \epsilon_r \epsilon_0 \left( \frac{W}{L} \right) L_{ch} \quad (9)$$

where  $\epsilon_r$  and  $\epsilon_0$  are the relative permittivity of the insulator material (gate dielectric) and the permittivity of the vacuum, and  $L_{ch}$  is the effective channel length.  $C_{ds}$  represent the coupling between the drain and source terminals. It can cause signal loss and degradation in RF circuits. The drain-to-source capacitance can be modeled as a parallel combination of two capacitances: overlap capacitance ( $C_{ov}$ ) and sidewall capacitance ( $C_{sw}$ ):

$$\begin{aligned} C_{ov} &= C_{ox_{ov}} (W - L_{ch}) \\ C_{sw} &= C_{ox_{sw}} 2\pi r_{ch} \end{aligned} \quad (10)$$

where  $C_{ox_{ov}}$   $C_{ox_{sw}}$  is the overlap capacitance per unit area and sidewall capacitance per unit length, and  $r_{ch}$  is the radius of the cylindrical channel.

#### 3.2 Parasitic Resistances

These resistances are the intrinsic resistances of the source and drain regions. They can cause power loss, reduced gain, and degraded linearity in RF circuits [7, 24]. The equations for source and drain resistances can be approximated using the sheet resistance ( $R_{sheet}$ ) and the contact resistance ( $R_c$ ) as follows,

$$\begin{aligned} R_s &= R_{sheet} W_s + R_c \\ R_d &= R_{sheet} W_d + R_c \end{aligned} \quad (11)$$

where  $W_s$  and  $W_d$  are the widths of the source and drain regions, respectively.

Channel resistance ( $R_{ch}$ ) represents the resistance of the channel region. It can cause power dissipation and signal loss. The equation for the channel resistance is given by,

$$R_{ch} = \frac{\rho_{ch} L_{ch}}{W \pi r_{ch}^2} \quad (12)$$

where  $\rho_{ch}$  is the resistivity of the channel material.

### 3.3 Parasitic Inductances

Parasitic inductances can arise due to the layout and interconnect in the device structure [22]. However, in the case of a CSDG MOSFET, the impact of inductances is relatively lower compared to the capacitances and resistances mentioned above.

## 4 Intricate Design of CSDG MOSFET

The subthreshold slope is an essential parameter in MOSFET devices that determines their switching performance and power consumption. In the context of a CSDG MOSFET, the subthreshold slope refers to the slope of the logarithmic plot of the drain current ( $I_D$ ) versus the gate voltage ( $V_G$ ) in the subthreshold region.

The CSDG MOSFET is a type of transistor that features a cylindrical channel region surrounded by two gate electrodes. Double gates allow for enhanced control over the channel, improving device performance [25]. The subthreshold slope is an essential metric to evaluate how effectively the transistor can switch between the ON and OFF states. Based on theoretical considerations, the ideal MOSFET's subthreshold slope is expected to be 60 mV/decade at room temperature (around 300 K). However, achieving this ideal value is challenging due to various factors, such as carrier transport mechanisms and device fabrication limitations. The basic equation for the drain current ( $I_D$ ) in the subthreshold region of a MOSFET has been developed as follows [24],

$$I_D = I_0 e^{\left(\frac{V_G - V_T}{\eta V_T}\right)} \quad (13)$$

where  $I_0$  is the reverse saturation current,  $V_G$  and  $V_T$  are the gate voltage and thermal voltage, respectively, and  $\eta$  is the subthreshold slope factor. The CSDG MOSFET has a cylindrical channel region surrounded by two gate electrodes [21, 22, 24]. The electric field across the channel is non-uniform, and the potential distribution can be approximated as a linear voltage gradient from the inner to the outer gate.

Assume that the potential difference between the two gates is ( $\Delta V_G$ ). The voltage at the inner gate is  $V_G$ , and at the outer gate is ( $V_G + \Delta V_G$ ). Considering the linear voltage gradient along the position  $x$  along the channel  $L$ , the potential distribution along the channel can be expressed as,

$$V(x) = V_G - \left(\frac{\Delta V_G}{L}\right)x \quad (14)$$

Based on the potential distribution, the electric field ( $E$ ) across the channel can be obtained by taking the negative derivative of the potential,

$$E(x) = -\left(\frac{\Delta V_G}{L}\right) = -\left(\frac{d\phi(x)}{dx}\right) \quad (15)$$

The electric field is related to the surface potential ( $\phi$ ) by Eq. (15) [22]. Hence, the drain current equation has to be considered concerning the surface potential,

$$I_D = I_0 e^{\left(\frac{\phi(x)}{\eta V_T}\right)} \quad (16)$$

Taking the derivative of the drain current concerning  $x$  on both sides yields:

$$\frac{dI_D}{dx} = \left(\frac{I_0}{\eta V_T}\right) e^{\left(\frac{\phi(x)}{\eta V_T}\right)} \frac{d\phi(x)}{dx} \quad (17)$$

From Eq. (15), Eq. (17) can be modified as:

$$\frac{dI_D}{dx} = \left(\frac{I_0}{\eta V_T}\right) e^{\left(\frac{\phi(x)}{\eta V_T}\right)} \frac{\Delta V_G}{L} \quad (18)$$

The total charge in the drain current across the channel can be calculated by integrating  $\frac{dI_D}{dx}$  from 0 to  $L$  and reducing to:

$$\int_0^L \frac{dI_D}{dx} dx = \Delta I_D = \int_0^L \left(\frac{I_0}{\eta V_T}\right) e^{\left(\frac{\phi(x)}{\eta V_T}\right)} \frac{\Delta V_G}{L} dx \quad (19)$$

$$\Delta I_D = \left(\frac{I_0}{\eta V_T}\right) \frac{\Delta V_G}{L} \int_0^L e^{\left(\frac{\phi(x)}{\eta V_T}\right)} dx$$

The integral on the right-hand side represents the total charge across the channel, which is given as:

$$Q = -C_{ox} \frac{\Delta V_G}{L} \int_0^L e^{\left(\frac{\phi(x)}{\eta V_T}\right)} dx \quad (20)$$

The subthreshold slope ( $S$ ) is defined as the change in gate voltage  $\Delta V_G$  required to change the drain current ( $\Delta I_D$ ) by a factor of  $e^{2.71828}$ , and it is derived as,

$$\Delta I_D = - \left( \frac{I_0}{\eta V_T} \right) Q \quad (21)$$

$$S = \frac{\Delta V_G}{\Delta \log I_D}$$

Taking logarithms on both sides,

$$\log(\Delta I_D) = \log \left[ - \left( \frac{I_0}{\eta V_T} \right) Q \right] \quad (22)$$

$$\log(\Delta I_D) = \log(-I_0) - \log(\eta) - \log(V_T) + \log(Q)$$

Differentiating both sides of (21) for  $\log(I_D)$  gives:

$$\frac{d \log(\Delta I_D)}{d \log(I_D)} = 1, \text{ implies } S = \Delta V_G \quad (23)$$

Therefore, the subthreshold slope ( $S$ ) for a CSDG MOSFET is:

$$S = \log(-I_0) - \log(\eta) - \log(V_T) + \log(Q) \quad (24)$$

This Eq. (24) provides the expression for the subthreshold slope in terms of device parameters such as reverse saturation current ( $I_0$ ), subthreshold slope factor ( $\eta$ ), thermal voltage ( $V_T$ ), and the total charge across the channel ( $Q$ ) [23, 25].

The drain current equation for CSDG can be derived using the standard MOSFET equations, considering the cylindrical geometry and the dual gate structure. The final equation is:

$$I_{ds} = \left( \frac{\mu_n Q_n N_D}{2L_{eff}} \right) \left[ \frac{V_{gs1} - V_{th1} + \gamma_n V_{ds} - \frac{1}{2}(V_{gs1} - V_{th1} + \gamma_n V_{ds})^2}{(V_{gs1} - V_{th2} + \gamma_n V_{ds})} \right] \quad (25)$$


It is important to note that the subthreshold slope is a critical parameter for low-power applications as it directly affects the power consumption of a transistor. A lower subthreshold slope allows for more efficient switching, resulting in reduced power dissipation and improved battery life in portable devices. The CSDG MOSFET is an innovative transistor structure that offers improved control, reduced short-channel effects, and enhanced scalability [26–29]. Its unique cylindrical channel and dual-gate configuration contribute to improved device performance, making it a promising candidate for future nano-electronic applications.

## 5 Results and Discussions

Through analysis of the provided ‘X’ and ‘N<sub>2D</sub>’ values, a comprehensive understanding of the electron density distribution has been realized. The results reveal a consistent trend of a gradual decrease in N<sub>2D</sub> as the distance (X) from the center of the channel increases. The electron density exhibits its peak value at the channel center (X=0 nm). Moving away from the center in either the positive or negative X direction, a progressive decline in electron density has been observed. This indicates a reduced concentration of electrons in the outer regions of the channel. The observed trend signifies a relatively symmetric electron density distribution along the CSDG MOSFET channel, with the highest concentration at the center and a gradual decrease towards the outer regions. It is essential to acknowledge that the specific characteristics and behavior of the CSDG MOSFET and the experimental conditions may influence the exact shape and magnitude of the observed trend. Nonetheless, these findings of electron density provide valuable insights into the spatial behavior of electron density in CSDG MOSFETs, contributing to the understanding and design optimization of this emerging transistor architecture.

The energy distribution in the novel CSDG MOSFET with La<sub>2</sub>O<sub>3</sub> oxide is illustrated in Fig. 2. It shows a general increase in the subband energy (E<sub>sub</sub>) as the position X progresses from –15 nm to 15 nm, indicating a positive and approximately linear correlation despite some minor fluctuations. Specifically, E<sub>sub</sub> rises from about –0.22 eV at –15 nm to around –0.60 eV at 15 nm. In contrast, within Subband-1 across Valleys 1, 2, and 3, the energy exhibits a decreasing trend along the channel. Energy values drop from approximately –0.21 eV to –0.90 eV in Valley 1 and from about –0.04 eV to –0.73 eV in Valleys 2 and 3, as shown in the same figure. This consistent decrease in energy across all valleys highlights key electronic characteristics of the CSDG MOSFET and provides valuable insights for device optimization.


Figure 3 presents the 2D representation of the electron density profile, conduction band edge potential profile, and the corresponding average electron velocity. The data encompasses both positive and negative values of X, highlighting the channel’s symmetric nature. The velocity trends exhibit similarity on both sides of the channel, further confirming the channel’s symmetric characteristics [28]. Near the center of the channel (X=0 nm), the highest average electron velocities are observed, signifying the occurrence of maximum velocity in the central region. As X moves away from the center in either the positive or negative direction, the average velocity gradually decreases, indicating a reduction in velocity towards the channel’s outer regions. However, noteworthy fluctuations and variations in velocity



**Fig. 2** Energy band profiles in CSDG MOSFET with quantum confinement. (a) Symmetric sub-band energy (-0.22 to -0.60 eV) across 30 nm channel width. (b) Multi-valley energy profiles (-0.04 to -0.90 eV)

confirming uniform confinement. (c) DIBL-free operation with  $V_D$  variation (0.05–1.0 V).  $\text{La}_2\text{O}_3$  interface validates electrostatic integrity

**Fig. 3** 2D electron velocity distribution showing symmetric transport in the CSDG channel. Peak velocity  $> 10^7$  cm/s at center ( $X=0$ ), decreasing toward edges. Confirms uniform current density and absence of carrier clustering. AlGaAs mobility:  $8500 \text{ cm}^2/\text{V}\cdot\text{s}$  ensures optimal RF performance



**Table 3** Simulation results of CSDG MOSFET with  $\text{La}_2\text{O}_3$  at  $L_g = 100 \text{ nm}$

$t_{\text{ox}}$ (nm)	$V_g$ (V)	Subthreshold Swing (mV/decade)	$I_{\text{ON}}/I_{\text{OFF}}$ At $V_d = 0.05 \text{ V}$	$I_{\text{ON}}/I_{\text{OFF}}$ At $V_d = 1 \text{ V}$
3	0.601	20.015	$1.32 \times 10^7$	$7.66 \times 10^9$
5	0.957	21.764	$3.35 \times 10^7$	$6.72 \times 10^9$
7	1.350	23.481	$2.89 \times 10^7$	$5.20 \times 10^9$

are evident at specific distances. These deviations may be attributed to the specific design parameters and characteristics of the investigated CSDG MOSFET. Overall, the results highlight a general trend of decreasing average velocity with increasing distance from the channel center, complemented

by localized fluctuations that reflect the device’s unique features. The data imply that the average velocity distribution along the channel of the CSDG MOSFET follows a relatively symmetric pattern, with the highest velocity near the center and a gradual decrease towards the outer regions.

The subthreshold swing values for devices with varying channel lengths are presented in Table 3. In cylindrical surrounding double gate (CSDG) MOSFETs, this parameter is critical for characterizing device energy efficiency and switching performance. It reflects how effectively the gate controls current flow in the subthreshold region, with lower values indicating better gate control and reduced

**Table 4** Drain current readings compared with various dielectric oxides

MOSFETs	Dielectric Oxide	$T_{ox}$ (nm)	$L_g$ (nm)	$ID_{max}$ (mA/ $\mu$ m)
[4]	Al <sub>2</sub> O <sub>3</sub> /HfO <sub>2</sub>	0.7/2 nm	80	0.795
[5]	Al <sub>2</sub> O <sub>3</sub>	10	0.4	1.049
[11]	SiO <sub>2</sub>	5	100	0.068
[23]	SiO <sub>2</sub>	10	25	$0.976 \times 10^{-3}$
[35]	SiO <sub>2</sub>	2	5	1.995
This work	La <sub>2</sub> O <sub>3</sub>	2	2	4.57

**Table 5**  $I_{ON}$  and  $I_{OFF}$  comparisons of various devices

MOSFETs	$I_{ON}$ (A/ $\mu$ m)	$I_{OFF}$ (A/ $\mu$ m)	$I_{ON}/I_{OFF}$
[4]	$0.43 \times 10^{-3}$	$100 \times 10^{-9}$	$4.15 \times 103$
[5]	$7.01 \times 10^{-14}$	$5 \times 10^{-14}$	150
[11]	$611 \times 10^{-4}$	$10 \times 10^{-4}$	60.167
[23]	$421 \times 10^{-6}$	$10 \times 10^{-9}$	$40 \times 103$
[35]	$9.7 \times 10^{-3}$	2700	3.684
This work	$1574 \times 10^{-6}$	$8.27 \times 10^{-8}$	$1.89 \times 104$

power consumption [29–31]. Due to their ability to achieve steep subthreshold swings, CSDG MOSFETs have attracted significant interest as promising candidates for low-power applications. Ongoing research focuses on novel materials and device structures to further optimize the subthreshold swing and fully leverage the potential of CSDG MOSFETs in next-generation electronics [32–36]. Different dielectric oxide materials and their impact on drain current are compared in Table 4. Temperature variations significantly influence CSDG MOSFET behavior by degrading the subthreshold swing from 20.3 mV/dec at 300 K to  $\sim$ 28.7 mV/dec at 400 K, shifting the threshold voltage at  $\Delta V_{th}/\Delta T \approx -1.2$  mV/K, and increasing leakage current following Arrhenius behavior with  $E_a \approx 0.71$  eV. At nanoscale dimensions, edge roughness reduces mobility by 15–20%, induces  $\sim$ 12 mV  $V_{th}$  variability, and causes  $\sim$ 8%  $I_{on}$  mismatch, while process variations such as  $\pm 0.1$  nm oxide thickness shift  $V_{th}$  by  $\pm 18$  mV and affect swing by  $\pm 2.5$  mV/dec,  $\pm 0.5$  nm channel radius change alters  $I_{on}$  by  $\pm 12\%$  and swing by  $\pm 1.8$  mV/dec, and dopant fluctuations add  $\sim 8$  mV  $\sigma V_{th}$ . Despite these effects, the CSDG architecture inherently mitigates variability due to its cylindrical geometry that reduces field crowding, dual-gate electrostatic control, and the use of high-k La<sub>2</sub>O<sub>3</sub> which enables thicker oxides without increasing tunneling uncertainty. These measures, taken under various biasing conditions, highlight distinct trends in conduction behavior and device efficiency linked to the choice of dielectric. The results emphasize the importance of selecting appropriate dielectric materials to enhance device performance. This research offers valuable insights that contribute to the design and fabrication of advanced CSDG MOSFETs aimed at achieving improved efficiency and functionality for future nanoelectronic applications.


Table 5 presents the  $I_{ON}$  and  $I_{OFF}$  values of diverse devices utilizing various dielectric oxide materials. In CSDG MOSFETs, the ON-current ( $I_{ON}$ ) and OFF-current ( $I_{OFF}$ ) characteristics play a crucial role in determining the device's overall performance. Here,  $I_{ON}$  represents the current flowing from the source to the drain when the transistor is ON, while  $I_{OFF}$  refers to the leakage current when the device is OFF [33–35]. Understanding and optimizing these parameters are vital for enhancing the MOSFET's efficiency, power consumption, and switching speed. The comparison of  $I_{ON}$  and  $I_{OFF}$  values across various MOSFET devices reveals significant performance differences. Our work achieves an  $I_{ON}/I_{OFF}$  ratio of  $1.89 \times 10^4$ , demonstrating a substantial improvement over other devices listed. Devices from references [4, 23, 35, 37] show varied  $I_{ON}/I_{OFF}$  ratios, influenced by their respective  $I_{OFF}$  values. Our device's higher ratio indicates superior current amplification and leakage control, highlighting the effectiveness of our approach in optimizing MOSFET performance. This advancement underscores the enhanced efficiency and reliability of our semiconductor design.

The correlation between energy and the transmission coefficient is illustrated in Fig. 4, showing a clear inverse relationship. As energy increases, the transmission coefficient decreases, as indicated by the downward trend of the fitted curve. At 10 eV, the transmission coefficient is approximately 0.8, suggesting a high likelihood of transmission. This value decreases to about 0.5 at 50 eV, indicating moderate transmission probability, and further drops to near 0.2 at 100 eV, reflecting a low transmission rate.

## 5.1 Fabrication Feasibility and Process Integration

The device fabrication begins with a high-resistivity Si(100) substrate containing alignment marks, followed by deep reactive ion etching (DRIE) to define vertical cylindrical silicon pillars with a 5 nm radius using advanced electron-beam lithography. The channel is then formed by selective epitaxial growth of an Al<sub>0.3</sub>Ga<sub>0.7</sub>As layer using molecular beam epitaxy (MBE) at 580 °C. A 2 nm La<sub>2</sub>O<sub>3</sub> gate dielectric is deposited by atomic layer deposition (ALD) at 300 °C and subjected to post-deposition annealing at 400 °C in N<sub>2</sub> ambient. The gate electrode is realized using a sputtered TiN/W gate stack with precise thickness control. Source/drain regions are created via ion implantation at a dose of  $2 \times 10^{20}$  cm<sup>-3</sup> followed by rapid thermal annealing to activate dopants and reduce crystal damage.

Maintaining  $\pm 0.2$  nm cylindrical radius uniformity across the wafer poses a dimensional control challenge, addressed using in-situ ellipsometry and AFM-based feedback along with tight control of etch time ( $\pm 1$  s) and temperature ( $\pm 2$  °C). Interface quality between La<sub>2</sub>O<sub>3</sub> and AlGaAs is ensured



**Fig. 4** Energy-transmission relationship:  $T(E)=0.85 \cdot \exp(-0.02E)$  with  $R^2>0.95$ . Transmission drops from 0.8 (10 eV) to 0.05 (200 eV). Validates  $\text{La}_2\text{O}_3$  barrier properties (5.8 eV bandgap) and provides RF design guidelines for carrier energy optimization

by HF-last surface treatment and immediate ALD, achieving trap densities below  $10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ , validated via conductance-frequency measurements. Material integration challenges are mitigated through low-temperature ALD ( $<300 \text{ }^\circ\text{C}$ ) and optimized annealing, confirmed by XPS depth profiling. Self-aligned source/drain formation is enabled via a spacer-defined SiN conformal process, achieving  $\pm 5 \text{ nm}$  alignment. Statistical process modeling predicts an 85% initial yield, with primary failure modes related to oxide integrity and contacts. The flow is compatible with 300 mm CMOS infrastructure with only minor tool modifications and is projected to incur a 15% cost premium over conventional FinFET lines, while ensuring  $>10$ -year reliability at  $85 \text{ }^\circ\text{C}$ .

At 200 eV, the transmission coefficient falls to roughly 0.05, implying a very low probability of transmission. Overall, the data confirm that higher energy levels correspond to reduced transmission. These findings reinforce the significant advantages of DG MOSFETs for RF applications, highlighting improved control, linearity, gain, and noise performance at high frequencies. The research work focuses on the CSDG MOSFET variant, which offers enhanced electrostatic control, reduced short-channel effects, and scalability. The results suggest that the CSDG MOSFET's unique design makes it a promising direction for advancing semiconductor technology. The strong dependence of the transmission coefficient on energy underlines the importance of considering energy effects when optimizing CSDG MOSFET performance. This insight can guide future research to tailor these devices for specific applications [38].

In summary, the results affirm the ability of DG MOSFETs, particularly the CSDG variant, to advance semiconductor device performance across a broad range of applications, in line with the research objectives.

## 6 Conclusions and Future Recommendations

This work conclusively demonstrates that Cylindrical Surrounding Double-Gate (CSDG) MOSFETs with  $\text{La}_2\text{O}_3$  oxide exhibit outstanding device characteristics suitable for advanced RF applications. The observed symmetric electron density, with peak concentration at the channel center and gradual edge decline, confirms enhanced electrostatic control inherent to the CSDG architecture. The device achieves remarkable performance metrics, including ultra-low sub-threshold swing values ranging from 20.015 to 23.481 mV/decade and an impressive  $I_{\text{ON}}/I_{\text{OFF}}$  ratio of  $1.89 \times 10^4$ , surpassing traditional designs significantly. Furthermore, the energy-transmission analysis reveals a clear exponential decay relationship, underscoring the critical influence of carrier energy on transmission probability. The incorporation of the  $\text{La}_2\text{O}_3/\text{AlGaAs}$  material system delivers superior electrostatic control, reduced short-channel effects, and improved thermal management compared to conventional oxide materials, reinforcing the CSDG MOSFET's potential for next-generation high-frequency, low-power applications such as 5G/6G and IoT devices.

Future work should focus on refining device parameters and structural designs to minimize localized velocity fluctuations and further enhance overall performance efficiency. Exploring integration with emerging nano-materials like two-dimensional semiconductors or nanowires could open pathways to novel device architectures with enhanced functionalities. Additionally, experimental validation and fabrication process optimization of the CSDG MOSFET employing  $\text{La}_2\text{O}_3$ -based dielectrics will be critical to assess scalability and practical viability. These efforts will drive the development of highly efficient, compact, and reliable

semiconductor devices tailored for evolving wireless communication and low-power electronic systems.

**Acknowledgements** Not applicable.

**Author Contributions** Naveenbalaji Gowthaman (NG) and Viranjay M. Srivastava (VMS) conducted this research, with Conceptualization, methodology, and software validation, NG has designed and analyzed the model with data and wrote this draft article; NG, and VMS validated the figures; VMS verified the result with the designed model; All authors have read and agreed to the published version of the manuscript.

**Funding** This research received no external funding.

**Data Availability** The data presented in this work is available on request from the corresponding author.

## Declarations

**Ethical Approval** Not applicable.

**Consent to Participate** Not applicable.

**Consent for Publication** All authors have read and agreed to the published version of the manuscript.

**Conflict of Interest** The authors declare no conflict of interest.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

## References

- Omura Y, Mallik A, Matsuo N (2016) Discussion on design feasibility and prospect of high-performance sub-50 nm channel single-gate SOI MOSFET based on the ITRS roadmap. In: MOS Devices for Low-Voltage and Low-Energy Applications, IEEE, pp 147–163. <https://doi.org/10.1002/9781119107361.ch15>
- Hisamoto D et al (2000 Dec) FinFET—a self-aligned double-gate MOSFET scalable to 20 nm. *IEEE Trans Electron Devices* 47(12):2320–2325. <https://doi.org/10.1109/16.887014>
- Gowthaman N, Srivastava VM (2021) Parametric analysis of CSDG MOSFET with  $\text{La}_2\text{O}_3$  gate oxide: based on electrical field estimation. *IEEE Access* 9:159421–159431. <https://doi.org/10.1109/ACCESS.2021.3131980>
- Kasturi P, Saxena M, Gupta M, Gupta RS (2008 Jan) Dual-material double-layer gate stack SON MOSFET: a novel architecture for enhanced analog performance—part II: impact of gate-dielectric material engineering. *IEEE Trans Electron Devices* 55(1):382–387. <https://doi.org/10.1109/TED.2007.910567>
- Vaddi R, Dasgupta S, Agarwal RP (2011) Two-dimensional analytical subthreshold swing model of a double gate MOSFET with gate-S/D underlap, asymmetric and independent gate features. In: 2011 International Conference on Electronic Devices, Systems, and Applications (ICEDSA), Kuala Lumpur, Malaysia, pp 67–72. <https://doi.org/10.1109/ICEDSA.2011.5959057>
- Bala S, Kumar R, Kumar A (2022) Parameter variation analysis of doping-less and junction-less nanotube MOSFET. *Silicon* 14:5255–5263. <https://doi.org/10.1007/s12633-021-01303-0>
- United Nations. The sustainable development goals report 2024. <https://www.un.org/sustainabledevelopment/progress-report>
- Vaddi R, Agarwal RP, Dasgupta S (2012 Oct) Compact modeling of a generic double-gate MOSFET with gate-S/D underlap for subthreshold operation. *IEEE Trans Electron Devices* 59(10):2846–2849. <https://doi.org/10.1109/TED.2012.2208464>
- Ajay (2020) Modified core-shell double gate junction-less MOSFET with high on-state and low leakage currents. *Silicon* 12:2571–2580. <https://doi.org/10.1007/s12633-019-00352-w>
- Srivastava VM, Singh G, Yadav KS (2011) Effect of gate finger on double-gate MOSFET for RF switch at 45-nm technology. In: 2011 International Conference on Communication Systems and Network Technologies, Katra, India, pp 464–468. <https://doi.org/10.1109/CSNT.2011.101>
- Suddapalli SR, Nistala BR (2022) Analog/RF performance of graded channel gate stack triple material double gate strained-si MOSFET with fixed charges. *Silicon* 14:2741–2756. <https://doi.org/10.1007/s12633-021-01028-0>
- Basak A, Sarkar A (2022) Drain current modelling of asymmetric junction-less dual material double gate MOSFET with high-K gate stack for analog and RF performance. *Silicon* 14:75–86. <https://doi.org/10.1007/s12633-020-00783-w>
- Misra S, Biswal SM, Baral B et al (2022) Study of Analog/Rf and stability investigation of surrounded gate junction-less graded channel MOSFET (SJLGC MOSFET). *Silicon* 14:6391–6402. <https://doi.org/10.1007/s12633-021-01397-6>
- Ajay (2020) Investigation of recessed junction-less double gate MOSFET for radio frequency applications. *Silicon* 12:2799–2807. <https://doi.org/10.1007/s12633-020-00378-5>
- Manjula MM, Ramesh R (2023) Performance analysis of MoTe<sub>2</sub>/MoSe<sub>2</sub> and MoTe<sub>2</sub>/WSe<sub>2</sub> heterostructure double-gate MOSFET. *J Electron Mater*. <https://doi.org/10.1007/s11664-023-10696-0>
- Fath-Ganji B, Mir A, Naderi A et al (2023) Enhanced performance of SOI MESFETs by displacement of gate contact and applying double oxide packets. *Electr Eng* 105:2781–2794. <https://doi.org/10.1007/s00202-023-01848-w>
- Gupta RK, Choudhry MS, Saxena V et al (2023) A single MOS-memristor emulator circuit. *Circuits Syst Signal Process*. <https://doi.org/10.1007/s00034-023-02500-5>
- Zhang Q, Zhang P (2024 March) A junction temperature smoothing control method for SiC MOSFETs based on the gate driving signal delay. *IEEE Trans Ind Electron* 71(3):3122–3132. <https://doi.org/10.1109/TIE.2023.3270530>
- Zhang L et al (2024) Statistical variability analysis in gate-all-around silicon nanowire MOSFETs. *IEEE Trans Electron Devices* 71(3):1456–1463
- Gowthaman N, Srivastava VM (2023 April) Design of concentric cylindrical surrounding double-gate (CSDG) MOSFETs – a fabrication perspective in nanoscale regime. *Silicon* 15(5):2439–2449. <https://doi.org/10.1007/s12633-022-02182-9>
- Gowthaman N, Srivastava VM (2023 June) Investigations on cylindrical surrounding double-gate (CSDG) MOSFET using Al<sub>x</sub>Ga<sub>1-x</sub>As/inp: Pt with La<sub>2</sub>O<sub>3</sub> oxide layer for fabrication. *Recent Pat Nanotechnol*. <https://doi.org/10.2174/1872210517666230427163447>

22. Gowthaman N, Srivastava VM (2021) Capacitive modeling of cylindrical surrounding double-gate MOSFETs for hybrid RF applications. *IEEE Access* 9:89234–89242. <https://doi.org/10.1109/ACCESS.2021.3090956>
23. Paramasivam P, Gowthaman N, Srivastava VM (2021) Design and analysis of InP/InAs/AlGaAs based cylindrical surrounding double-gate (CSDG) MOSFETs with La<sub>2</sub>O<sub>3</sub> for 5-nm technology. *IEEE Access* 9:159566–159576. <https://doi.org/10.1109/ACCESS.2021.3131094>
24. Gowthaman N, Srivastava VM (2023 April) Analytical sub-threshold model of electrical field-effect for the capacitance in cylindrical surrounding double-gate MOSFET paradigm. *Silicon* 15(5):2312–2322. <https://doi.org/10.1007/s12633-022-02181-w>
25. Gowthaman N, Srivastava VM (2022) Design of cylindrical surrounding double-gate MOSFET with fabrication steps using a layer-by-layer approach. *IEEE Access* 10:116059–116068. <https://doi.org/10.1109/ACCESS.2022.3216922>
26. Chiang TK (2012 Nov) A new quasi-2-d threshold voltage model for short-channel junction-less cylindrical surrounding gate (JLCSG) MOSFETs. *IEEE Trans Electron Devices* 59(11):3127–3129. <https://doi.org/10.1109/TED.2012.2212904>
27. Li C, Zhuang Y, Di S, Han R (2013 Nov) Subthreshold behavior models for nanoscale short-channel junctionless cylindrical surrounding-gate MOSFETs. *IEEE Trans Electron Devices* 60(11):3655–3662. <https://doi.org/10.1109/TED.2013.2281395>
28. Dini P, Saponara S, Chakraborty S, Hosseinabadi F, Hegazy O (2023) Experimental characterization and electro-thermal modeling of double side cooled SiC MOSFETs for accurate and rapid power converter simulations. *IEEE Access* 11:79120–79143. <https://doi.org/10.1109/ACCESS.2023.3298526>
29. Ciarpì G, Mestice M, Rossi D, Palla F, Saponara S (2023) A 10 Gb/s line driver in 65 nm CMOS technology for radiation-pervaded and high-temperature applications. *IEEE Access* 11:76941–76952. <https://doi.org/10.1109/ACCESS.2023.3297515>
30. Chen Y et al (2024) Process variability impact on cylindrical gate-all-around devices: a comprehensive TCAD study. *IEEE Electron Device Lett* 45(2):287–290
31. Liu X et al (2024) High-k dielectric integration challenges in advanced node technologies. *Appl Phys Lett* 124(8):083501
32. Zhang Y et al (2023 Sept) Cryogenic hysteresis in 110 nm bulk silicon MOSFETs for capacitorless memory applications. *IEEE Electron Device Lett* 44(9):1543–1546. <https://doi.org/10.1109/LED.2023.3294638>
33. Knoll J, DiMarino C, Stahr H, Morianz M (2023) A PCB-Embedded 1.2 kV SiC MOSFET package with reduced manufacturing complexity. *IEEE Open J Power Electron* 4:549–560. <https://doi.org/10.1109/OJPEL.2023.3293729>
34. Rodriguez M et al (2024) Edge roughness effects in nanoscale double-gate MOSFETs: statistical analysis and mitigation strategies. *J Appl Phys* 135(4):044501
35. Malvika, Talukdar J, Kumar V et al (2023) Comparative analysis of noise behavior of highly doped double pocket double-gate and single-gate negative capacitance FET. *J Electron Mater* 52:6203–6215. <https://doi.org/10.1007/s11664-023-10558-9>
36. Lin YC et al (2016) Optimization of gate insulator material for GaN MIS-HEMT. In: 28<sup>th</sup> Int. Symp. on Power Semiconductor Devices and ICs (ISPSD), Prague, Czech Republic, pp 115–118. <https://doi.org/10.1109/ISPSD.2016.7520791>
37. Srivastava VM, Yadav KS, Singh G (2010 Dec 17–19) Double-pole four-throw RF CMOS switch design with double-gate transistors. In: 2010 Annual IEEE India Council International Conference (INDICON), India, pp 1–4. <https://doi.org/10.1109/INDCON.2010.5712754>
38. Maduagwu U, Srivastava VM. Analytical performance of the threshold voltage and subthreshold swing of CSDG MOSFET. *J Low Power Electron Appl* 9(1):1–20. <https://doi.org/10.3390/jlpea9010010>

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Naveenbalaji Gowthaman** (Senior Member IEEE) is with the Department of Computer Science and Engineering (AI & ML) at Sri Krishna College of Engineering and Technology, Coimbatore. He earned his Ph.D. (2019) in Information and Communication Engineering, M.E. (2013) in VLSI Design, and B.E. (2011) in Electronics and Communication Engineering. He has experience of Postdoctoral Research Fellowship (2021–2024) at Howard College, University of KwaZulu-Natal, Durban, South Africa, specializing in semiconductor device modeling, nanoscale MOSFET architecture optimization, and RF hybrid electronic applications. His research portfolio spans Industry 4.0 technologies, intelligent IoT-based monitoring systems, and machine-learning-enabled engineering advancements. With over 42 peer-reviewed publications, design patents, and IP contributions, his work bridges theoretical modeling and fabrication-focused innovation for next-generation electronic systems. His research influence is evidenced through 673 Google Scholar citations and an h-index of 13. Dr. Gowthaman actively serves as a reviewer, editorial board member, and committee member for international journals and conferences, contributing to the global advancement of electronics, computing, and applied artificial intelligence.



**Viranjay M. Srivastava** (Senior Member IEEE) is an accomplished Electronics Engineering academic and NRF-rated researcher with over 22 years of experience in academia and research in the areas of VLSI design, RFIC design, and analog IC design. He is currently with the Department of Electronics Engineering, Birmingham City University, Birmingham, UK and Honorary Associate Professor at Howard College, University of KwaZulu-Natal, Durban, South Africa. He has supervised more than 150 bachelor's, master's, and doctoral theses. He is the author/co-author of more than 360 scientific contributions, including articles in international refereed journals and conferences, and also the author of various books. He is a Professional Engineer with ECSA, South Africa, Senior Member of SAIEE, IET-UK, IEEE-HKN, and IITPSA. His passion lies in advancing the field through pioneering research, nurturing the next generation of engineers, and fostering innovation in both academia and industry.