Zero-Delay large signal convolution using multiple processor architectures

Jillings, Nicholas; Reiss, Joshua D.; Stables, Ryan

Zero-Delay large signal convolution using multiple processor architectures

Jillings, Nicholas and Reiss, Joshua D. and Stables, Ryan (2017) Zero-Delay large signal convolution using multiple processor architectures. Applications of Signal Processing to Audio and Acoustics (WASPAA), 2017 IEEE Workshop on. pp. 339-343. ISSN 1947-1629

[thumbnail of zero delay large signal convolution using.pdf]

Preview

Text
zero delay large signal convolution using.pdf - Accepted Version
Download (281kB)

Official URL: https://doi.org/10.1109/WASPAA.2017.8170051

Item Type:	Article
Identification Number:	10.1109/WASPAA.2017.8170051
Dates:	Date Event 11 December 2017 Published Online 15 October 2017 Accepted
Subjects:	CAH11 - computing > CAH11-01 - computing > CAH11-01-01 - computer science CAH11 - computing > CAH11-01 - computing > CAH11-01-03 - information systems
Divisions:	Architecture, Built Environment, Computing and Engineering > Computer Science
Depositing User:	Users 18 not found.
Date Deposited:	14 May 2018 08:59
Last Modified:	03 Mar 2022 15:46
URI:	https://www.open-access.bcu.ac.uk/id/eprint/5705